Rec'd PCT/PTC US DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FORM PTO-1390 (REV. 11-2000) 2 0 2001 ATTORNEY'S DOCKET NUMBER CONCERNING A FILING UNDER 35 U.S.C. 37 MARKED ATIONAL APPLICATION NO. I INTERNAL APPLICATION NO. TRANSMITTAL LETTER TO THE UNITED STATES 520.40265X00 filed July 20, 2001 U S APPLICATION NO. (If known, see 37 8897**98** INTERNATIONAL APPLICATION NO. PRIORITY DATE CLAIMED PCT/JP99/00181 20 January 1999 (20.01.99) 27 July 2000 (27.07.00) TITLE OF INVENTION PARALLEL PROCESSING DEVICE FOR IMAGE DATA WITH SIMD ALU APPLICANT(S) FOR DO/EO/US HATAE, Hiroshi and WATANABE, Hiromi Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information: 1. X This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below. The US has been elected by the expiration of 19 months from the priority date (Article 31). A copy of the International Application as filed (35 U.S.C. 371(c)(2)) is attached hereto (required only if not communicated by the International Bureau). has been communicated by the International Bureau. J. Õ is not required, as the application was filed in the United States Receiving Office (RO/US). An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)). X is attached hereto. has been previously submitted under 35 U.S.C. 154(d)(4). Amendments to the claims of the International Aplication under PCT Article 19 (35 U.S.C. 371(c)(3)) are attached hereto (required only if not communicated by the International Bureau). have been communicated by the International Bureau. b. have not been made; however, the time limit for making such amendments has NOT expired. c. have not been made and will not be made. An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)). An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). An English lanugage translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). Items 11 to 20 below concern document(s) or information included: 11. An Information Disclosure Statement under 37 CFR 1.97 and 1.98. 12. X An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. A FIRST preliminary amendment. 13. A SECOND or SUBSEQUENT preliminary amendment. A substitute specification. 15. 16. X A change of power of attorney and/or address letter. A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825. 17. 🔲 A second copy of the published international application under 35 U.S.C. 154(d)(4). 18. 19. A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4). 20. X Other items or information: See Attachment 1

U.S. APPLICATION NO BEIGN G. 37CFQ 58 ATTORNEY'S DOCKET NUMBER INTERNATIONAL APPLICATION NO PCT/JP99/00181 520.40265X00 CALCULATIONS PTO USE ONLY The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a (2)) paid to USPTO and International Search Report not prepared by the EPO or JPO ....\$1000.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO ..... \$860.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) ..... ENTER APPROPRIATE BASIC FEE AMOUNT = \$ 860.00 Surcharge of \$130.00 for furnishing the oath or declaration later than \$ months from the earliest claimed priority date (37 CFR 1.492(e)). 0.00 **CLAIMS** NUMBER FILED NUMBER EXTRA \$ RATE Total claims 28 -20 =8 x \$18.00 144.00 Independent claims \$ 5 -3 =x \$80.00 160.00 MULTIPLE DEPENDENT CLAIM(S) (if applicable) \$ + \$270.00 270.00 \$ **TOTAL OF ABOVE CALCULATIONS =** 1,434.00 Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above \$ are reduced by 1/2. 0.00 \$ SUBTOTAL 1.434.00 Processing fee of \$130.00 for furnishing the English translation later than months from the earliest claimed priority date (37 CFR 1.492(f)). \$ 0.00 TOTAL NATIONAL FEE 1.434.00 Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property + 40.00 **TOTAL FEES ENCLOSED =** 1,474.00 Amount to be \$ refunded: \$ charged: A check in the amount of \$ 1,474.00 to cover the above fees is enclosed. Please charge my Deposit Account No. \_\_ in the amount of \$ \_\_\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed. The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. <u>01-2135</u>. A duplicate copy of this sheet is enclosed. d. Fees are to be charged to a credit card. WARNING: Information on this form may become public. Credit card information should not be included on this form. Provide credit card information and authorization on PTO-2038. NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137 (a) or (b)) must be filed and granted to restore the application to pending status. SEND ALL CORRESPONDENCE TO: Carl I. Brundidge SIGNATURE Antonelli, Terry, Stout & Kraus, LLP Carl I. Brundidge 1300 North 17th Street Suite 1800 NAME Arlington, VA 22209 29.621 REGISTRATION NUMBER

JC17 Rec'd PCT/PTO 2 0 JUL 2001

# JC17 Rec'd PCT/PTO 2 0 JUL 2001

## SPECIFICATION

### PARALLEL PROCESSING DEVICE FOR IMAGE DATA WITH SIMD ALU

## TECHNICAL FIELD

10

20

25

5

The present invention relates to a data processor and, more particularly, a data processor for efficiently processing a large amount of data in a process of motion estimation or motion compensation used in video signal compressing and decompressing processes at high speed by using a processor.

## BACKGROUND ART

In image or sound decompressing/compressing processes or the like, the same arithmetic process has to be repeatedly performed on a large amount of data at high speed. There is a known data processor taking the form of an SIMD (Single Instruction Multiple Data) arithmetic and logic unit (ALU) having an arithmetic and logic unit dedicated to perform the same arithmetic process, and a plurality of processor elements (arithmetic and logic units) arranged in parallel to operate the arithmetic and logic unit at high speed and operated by the same program. The SIMD ALU is described in literature "Interface", March Issue, 1998, pp. 111 to 113. Concretely, MMX technology of Pentium processor of Intel Corporation, U.S.A is known.

In an ALU of the SIMD system, to increase an operating ratio of the ALU by constantly supplying data

25

5

from a memory is an important factor which determines the performance. In a data processor in which a conventionally known central processor unit (abbreviated as CPU) and the SIMD ALU are combined, from a configuration viewpoint, the CPU and the SIMD ALU are connected to each other via a common data bus and a common address bus. Consequently, an operation is performed in such a manner that data is transferred from a memory to a register in the SIMD ALU and subjected to an arithmetic operation, a result of the arithmetic operation in the register is transferred to the memory, and then the next data process can be started. In this case, there is a problem such that an arithmetic efficiency cannot be raised by using data used by a neighboring processor element.

In a method devised to solve the problem, the SIMD ALU and a built—in memory are connected to each other via a local bus having a wide bus width independent of a system bus in accordance with the concept of a system LSI. According to the method, although the performance of transferring data between the SIMD ALU and the memory is improved, traffic of the system bus which does not limit an arithmetic instruction transferred from the CPU to the SIMD ALU becomes an issue, and an address generator is necessary for each of the CPU and the SIMD ALU, and the CPU cannot control both reading of data from the memory and storage of data in the SIMD ALU in a centralized manner.

25

5

Therefore, a problem such that the high-speed performance of the SIMD ALU cannot be effectively used arises.

## DISCLOSURE OF INVENTION

A main object of the present invention is to realize a data processor capable of processing data at high speed.

Another object of the invention is to realize a data processor having an arithmetic and logic unit controlled by a central processing unit and connected to a memory via a local bus, wherein a central processing unit can control both reading of data from the memory and storage of data to the arithmetic and logic unit in a centralized manner.

Further another object of the invention is to realize a data processor capable of performing a high speed process of data by enabling an arithmetic operation to be executed every clock as much as possible by constantly supplying data to processor elements constructing an arithmetic unit.

To achieve the objects, a data processor of the invention is constructed by comprising an arithmetic and logic unit controlled by a CPU, first storage means, an address bus commonly connected to the CPU, the arithmetic and logic unit, and the first storage means, and a local data bus having a bus width wider than a data bus width of the CPU and connecting the arithmetic

25

5

and logic unit.

According to the invention, by providing the local data bus between the first storage means and the arithmetic and logic unit, the data transfer performance is improved. By connecting a control line from the CPU to the arithmetic and logic unit, an arithmetic instruction supplied to the arithmetic and logic unit is made independent of the traffic of the system bus. Further, since the address bus is commonly connected to the CPU, arithmetic and logic unit, and first storage means, it is sufficient to provide an address generator for only the CPU and it is unnecessary to provide the address generator for the arithmetic and logic unit. Together with the register of the arithmetic and logic unit, the first storage means is also in the address space of the CPU. Consequently, the CPU can control both reading of data from the first storage means and storage of data in the register of the arithmetic and logic unit in a centralized manner.

According to a preferred embodiment of the invention, the arithmetic and logic unit takes the form of an arithmetic and logic unit of an SIMD control type having a plurality of processor elements each having a first input terminal, a second input terminal, and an output terminal, and includes: a first register having a bit width equal to a total of bit widths of first input terminals of all of the processor elements; a

5

second register having a bit width equal to a total of bit widths of second input terminals of all of the processor elements; and a third register having a bit width equal to or wider than a bit width of the second input terminal of the processor element and capable of shifting data to the second register on a unit basis of the bit width of the second input terminal.

The data processor of the invention is, as will be described by the following embodiments, particularly effective on a motion estimating process or the like in an image encoding process. The invention can be applied to a processor which has to perform a high-speed arithmetic process in parallel with a process of the CPU.

# BRIEF DESCRIPTION OF DRAWINGS

- FIG. 1 is a block diagram showing the configuration of a first embodiment of a data processor according to the invention.
- 20 FIG. 2 is a circuit diagram showing the internal configuration of an SIMD ALU 4 in FIG. 1.
  - FIG. 3 is a diagram showing the internal configuration of a CPU 2 in FIG. 1.
  - FIG. 4 is a diagram showing the internal configuration of a processor element 38 in FIG. 2.
  - FIG. 5 is a diagram for explaining the operation of the SIMD ALU 4 in FIG. 2.
    - FIG. 6 is a diagram for explaining the operation

25

5

of the SIMD ALU 4 in FIG. 2.

FIG. 7 is an explanatory diagram of reference image data used in the first embodiment.

FIG. 8 is an explanatory diagram of template image data used in the first embodiment.

FIG. 9 is an address map on a DRAM 16 in FIG. 1.

FIG. 10 is an address map on a work RAM 12 in FIG. 1.

FIG. 11 is an operation flowchart of the first embodiment.

FIG. 12 is a diagram for explaining the state of data transfer of a register in the SIMD ALU 4 in the first embodiment.

FIG. 13 is an explanatory diagram of an arithmetic range of a vector (0,0) in the first embodiment.

FIG. 14 is an explanatory diagram of an arithmetic range of a vector (1,0) in the first embodiment.

FIG. 15 is a block diagram showing the configuration of a second embodiment of a data processor according to the invention.

FIG. 16 is a diagram showing the internal configuration of a CPU in the second embodiment.

FIG. 17 is an operation flowchart of the second embodiment.

FIG. 18 is a block diagram showing the configuration of a third embodiment of a data processor

20

25

5

according to the invention.

FIG. 19 is a block diagram showing the configuration of a fourth embodiment of a data processor according to the invention.

FIG. 20 is a diagram showing the internal configuration of a VPU 160 in the fourth embodiment.

BEST MODE FOR CARRYING OUT THE INVENTION First Embodiment

FIG. 1 is a block diagram showing the configuration of a first embodiment of a data processor according to the invention. The data processor of the embodiment performs a process of motion estimation according to a block matching method by an arithmetic and logic unit in an image encoding process. The configuration of the apparatus will be described first and the operation of the motion estimating process will be described later.

As shown in the diagram, the data processor has an arithmetic and logic unit 4 which takes the form of an SIMD ALU directly controlled by a central processing unit (hereinbelow, abbreviated as CPU) 2 via control lines 3 and 5, a work RAM 12 as storage means, an address bus 10 commonly connected to the CPU 2, the ALU 4 and the work RAM 12, and a local data bus 8 having a bus width wider than that of a data bus 6 of the CPU 2 and coupling the ALU 4 and the work RAM 12.

The CPU 2 decodes an instruction and controls the

25

5

whole. In the embodiment, an RISC type microprocessor is used. 20 denotes a ROM for storing a program of the CPU 2 and the like, 18 denotes a RAM for storing data, a program, or the like of the CPU 2, 12 indicates the work RAM for temporarily holding arithmetic data of the SIMD ALU 4, 16 indicates a DRAM in which image data is stored, 14 indicates a DRAM interface circuit between the DRAM 16 and the work RAM 12, and 22 expresses a DMA (Direct Memory Access) circuit for controlling a DMA transfer between the DRAM 16 and the work RAM 12.

The embodiment has three types of buses. The bus width of the data bus 6 of the CPU 2 is 32 bits, the bus width of the address bus 10 is 32 bits, and the bus width of each of the data buses 8 and 24 is 144 bits. In the drawing, each of the buses is added with an oblique line and the number indicative of the bus width (the number of bits).

The configuration and operation of each of the components will be described in detail hereinbelow.

FIG. 2 is a circuit diagram showing the internal configuration of the SIMD ALU 4 in Fig. 1. The ALU 4 takes the form of an SIMD control type arithmetic and logic unit having 16 processor elements 38, 40, ... 42, and 44 arranged in parallel. Each processor element has a first input terminal connected to a register 30 via a selector 32, a second input terminal connected to a register 34, and an output terminal connected to the data buses 6 and 8. The register 30 has a bit width

20

25

5

equal to a total of bit widths of the first input terminals of all the processor elements 38, 40, ... 42, and 44. The register 34 has a bit width equal to a total of bit widths of the second input terminals of all the processor elements. Further, a third resister 36 having a bit width wider than the bit widths of the second input terminals of the processor elements and capable of shifting data to the register 34 on the unit basis of the bit width of the second input terminal is also provided.

Each of the processor elements 38, 40, ... 42, and 44 is controlled by the CPU 2 via the control lines 3 and 5. The data supply from the register 30 to the processor elements 38, 40, ... 42, and 44 can be changed by the selector 32. In the registers 30, 34, and 36, data is written from write circuits 50, 46, and 48, respectively, controlled by the address bus 10 via the local bus 8.

FIG. 3 is a block diagram showing the configuration of the RISC type microprocessor 2 in Fig. 1. The configuration is quite similar to that of a conventionally known microprocessor, and includes an instruction decode circuit 58 for receiving and decoding an instruction fetched from an instruction fetch circuit 60, an ALU 64 for executing an instruction 68 from the instruction decode circuit 58, a program counter 54, and a general register 56.

Further, in the instruction decode circuit 58,

25

5

for example, in the case of an arithmetic instruction to the SIMD ALU 4, the signal line 3 is made active and, in the case of a read instruction of a result to the SIMD ALU 4, the signal line 5 is made active. 66, 68, 62, 73, and 74 denote instruction and data transfer lines.

FIG. 4 is a block diagram showing the configuration of the processor element. The 16 processor elements 38, 40, ... 42, and 44 of the SIMD ALU 4 have the same configuration. The processor element 38 will be described here as a representative example. The processor element 38 includes a register 82 for holding arithmetic results of ALUs 80 and 81, and a read control circuit 84 for controlling loading of data to the local data bus 8 or the data bus 6. To the ALU 80, nine bits as a part of the bit width of 144 bits of the register 30 are input via a bus 37 and nine bits as a part of the bit width of 144 bits of the register 34 are input via a bus 35. The input two data are subjected to arithmetic operation (subtraction) by the ALU 80, and an output of the ALU 80 is added with the value of the register 82 by the ALU 81. The arithmetic result of the ALU 81 is stored in the register 82.

FIGs. 5 and 6 are diagrams for explaining connection forms of the selector 32. In the first connection form, as shown in FIG. 5, nine bits a0 from the most significant bit out of 144 bits of the

25

5

register 30 are commonly supplied to the processor elements 38, 40, ... 44, and 42. In the second connection form, as shown in FIG. 6, all of 144 bits of the register 30 are supplied on the unit basis of nine bits from the most significant bit like a0, a2, ... a14, and a15 to the processor elements 38, 40, ... 44, and 42, respectively. Therefore, the data is distributed in such a manner that the nine-bit data of a0 shown in the diagram is supplied to the 0th processor element 38, the nine-bit data of a1 is supplied to the first processor element 40, and so on.

The case of performing the motion estimation of an image performed in a process of encoding an image signal according to the standard of the MPEG2 by using the data processor will now be described.

In the motion estimation of an image according to the standard MPEG2, a process of obtaining the position of a macro block on a reference screen to be compared, which is the most similar in a search range to a macro block to be encoded on the unit basis of a macro block having 16 pixels in the horizontal direction and 16 pixels in the vertical direction, and calculating a distance in an image frame between the two macro blocks. The motion estimation is usually performed by the block matching method. According to the block matching method, a process of accumulating a differential absolute value between a pixel in an image to be encoded and a pixel of a reference image with respect

20

25

5

to all the pixels of the macro block and finding the location of a macro block having the smallest accumulation value is performed.

FIG. 7 shows pixels of reference image data used to encode the image and FIG. 8 shows pixels of an encoded image as a macro block of an encoded image. It is assumed here that the reference image data has 352 pixels in the horizontal direction and 240 pixels in the vertical direction. Circled symbols ral, ra2, ..., rb1, ... rp17, ... are symbols to identify pixels. The macro block has 16 pixels in the horizontal direction and 16 pixels in the vertical direction, and circled symbols ta1, ta2, ..., and tp16 are symbols to identify pixels.

FIG. 9 shows the state of data stored in the DRAM 16 of FIG. 1. Symbols in the diagram ral, ra2, ... tal, ... tb8, ... express pixels corresponding to the symbols shown in FIGs. 7 and 8. Addresses starting from A000 are assigned to areas of the reference image data, and four pixels in the horizontal direction are stored in 32 bits as the bit width of the DRAM 16. Addresses starting from B000 are assigned to macro blocks, that is, areas of encoded image data.

FIG. 10 shows encoded image data and reference image data stored in the work RAM 12. Addresses starting from C000 are assigned to areas of reference image data. Data of each pixel is nine-bit data. In 144 bits starting from the address C000, data of 16

25

5

pixels in the horizontal direction from the pixel ral to the pixel ral6 is stored. Pixels from the address D000 are assigned to areas of encoded image data. In a manner similar to the case of the reference image data, 16 pixels from the pixel tal to the pixel tal6 in the horizontal direction are stored in 144 bits of the address D000.

FIG. 11 is a process flowchart of the motion estimation in the data processor.

First, the data (FIG. 9) in the DRAM 16 is transferred to the work RAM 12 via the DRAM interface 14 (step 90). At this time, sign extension of adding a sign bit to eight-bit data per pixel to extend to nine-bit data per pixel is performed. By arranging data of four long words on the DRAM 16, data of 144 bits is created. Such a transfer is repeated and data is stored into the work RAM 12 via a bus 24.

Next, reference image data is transferred from the work RAM 12 to the register 34 of the SIMD ALU 4 via the local data bus 8 (step 92).

FIG. 12 is a diagram for explaining a detailed operation of step 92 and shows the relation between the flow of signals of the 16 processor elements 38, 40, ... 42, and 44 and the registers A 30, B 34, and C 36 of 144 bits and the time. Specifically, it also shows a change in the data of the registers 30, 34, and 36 with the time t in the vertical direction.

As described above, in the register A 30, plural

10 mg 150 mg 150

20

25

5

pixel data of an image to be encoded is stored. The upper nine bits in a series of bit string are commonly supplied to all the processor elements 38, 40, ... 42, and 44. Plural pixel data of a reference image is stored in the register B 34, and the data is supplied on the unit basis of nine bits to each of the processor elements in such a manner that the upper nine bits are supplied to the processor element 38, the following nine bits are supplied to the processor element 40, and so on. The register C 36 shifts data and supplies the shifted data to the register B34. In the case of an instruction of shifting nine bits, the upper nine bits of the register C 36 are supplied to the lower nine bits of the register B 34.

It is understood that at time t = 0 (step 92), the pixels from ral to ral6 of the reference image data in the register B 34 are transferred with the width of 144 bits at once.

At time t = 1 (step 94), data is transferred from the work RAM 12 to the register C 36. As a result, pixels from ral7 to ra32 of the reference image data are newly transferred at once to the register C 36 with the width of 144 bits. As a result, the reference image data of one line of 32 pixels in the horizontal direction is stored in both the registers B 34 and C 36.

At time t = 2 (step 96), data having the width of 144 bits from the macro block pixel tal to the pixel tal6 of the coded image data is transferred at once

20

25

5

from the work RAM 12 to the register A 30. All the data necessary for the arithmetic operation of the registers 30, 34, and 36 is stored.

At time t = 3 (step 98), simultaneous parallel arithmetic operation by the processor elements 38, 40, ... 42, and 44 and nine-bit shift of the registers 34 and 36 are performed. As a result, the processor element 38 executes an arithmetic operation of calculating a differential absolute value between the reference image data ral and the coded image data tal. The result is stored in the register 82 in the processor element shown in FIG. 4. In the processor element 40, similarly, an arithmetic operation of calculating a differential absolute value between the reference image data ra2 and the coded image data ta1 is performed and the result is stored in the register 82 in the processor element 40. The arithmetic operation is similarly performed in the other processor elements 42, 44, and the like.

At time t=4 (step 100), parallel arithmetic of a plurality of processor elements and shifting of nine bits by the registers 34 and 36 are performed again. As a result, in the processor element 38, an arithmetic operation of calculating the differential absolute value between the reference image data ra2 and the coded image data ta2 is performed. The resultant is added to the data of the register 82 and the resultant value is written in the register 82. In the processor

10 mg can say and say

20

25

5

element 40, similarly, the arithmetic operation of obtaining the differential absolute value between the reference image data ra3 and the coded image data tal is executed, and the result is added to the value of the register 82 in the processor element.

The above operation is repeated, and the state of the register after performing the 16th arithmetic operation and shifting of nine bits by the registers 34 and 36 (step 102) is shown at time t = 18 in FIG. 12. When the range of the block matching is 16 pixels in the horizontal direction, the arithmetic operation of one horizontal line is finished at this time point.

In order to compute data of the immediately lower line, data is transferred from the work RAM 12 to the three registers 30, 34, and 36. First, at time t=19 (step 104), data is transferred from the work RAM 12 to the register B.

At time t=20 (step 106), data is transferred from the work RAM 12 to the register 36. As a result, the state at time t=20 in FIG. 12 is obtained. The data of the reference image from pixel rb1 to pixel rb32 of one line below the calculated line is stored in the registers 34 and 36.

At time t=21 (step 108), the data is transferred from the work RAM 12 to the register A. As a result, the pixels from tal to tal6 of the coded image of the calculated lower line are stored in the register A, and data is stored in all of the three

10 mg 10 mg

20

25

5

registers 30, 34, and 36. The arithmetic operation is executed in a manner similar to the above. Further, the operation is repeated for 16 lines.

As a result, an accumulated value of the differential values of all the pixels is stored in the register 82 in the processor element 38. The value expresses the result of the block matching of the vector (0, 0) in FIG. 13, that is, the degree of approximation to the vector (0, 0).

On the other hand, in the register 82 in the processor element 40, the result of the block matching computation of the vector (1, 0) in FIG. 14 is stored. Similarly, by the 16 processor elements 38 to 44, the results of the block matching arithmetic operation of 16 motion vectors can be calculated.

In the embodiment, a large amount of data can be transferred at once from the work RAM 12 to the SIMD ALU 4 not via the system data 8 of the data processor. The data transfer between the work RAM 12 and the SIMD ALU 4 can be controlled in a centralized manner by address management of the CPU 4 without providing the SIMD ALU 4 with an address generator. The invention is therefore effective on the data process requiring a number of arithmetic operations of the same type by a single instruction such as motion estimation of an image process performed by the block matching method.

Second Embodiment

20

25

5

FIG. 15 is a block diagram showing the configuration of a second embodiment of a data processor according to the invention. In the embodiment, a second SIMD ALU 130 is added to the data processor of FIG. 1. In association with this, control lines 134 and 132 from a CPU 131 are added. The internal configuration of the second SIMD ALU 130 is the same as that shown in FIG. 2, the same or corresponding elements are designated by the same numerals, and their description will not be given. The other elements substantially same as those in FIG. 1 are also designated by the same numerals and will not be described.

FIG. 16 is a block diagram showing the configuration of the CPU 131 in the second embodiment (FIG. 15). The configuration of the CPU 131 is substantially the same as that of the CPU 2 except for the point that the control lines 132 and 134 extended from an instruction decode circuit 133 are added to the CPU 2 in the first embodiment shown in FIG. 3. The control lines 132 and 134 are to control the second SIMD ALU 130.

FIG. 17 shows a processing flowchart for explaining the operation of the data processor of the second embodiment. In the second embodiment, the portion from the operation of storing data into three registers of the SIMD ALU 4, that is, the operation of transferring data from the DRAM 16 to the work RAM 12

25

5

(step 90) to the operation of transferring encoded image data from the work RAM 12 to the register A (step 96) is the same as that of the same step numbers in FIG. 11.

After the step 96, in the case of the second embodiment, data is registered in the register of the SIMD ALU 130. First, reference image data is transferred from the work RAM 12 to the register B (step 140). Next, the reference image data is transferred from the work RAM 12 to the register C (step 142). Finally, the encoded image data is transferred from the work RAM 12 to the register A (step 144). In a manner similar to the first embodiment, an arithmetic operation by the processor elements (PE) is executed. As a result, by simultaneously using 32 processor elements, block matching of different vectors can be performed, and the process can be carried out at higher speed.

## 20 Third Embodiment

FIG. 18 is a block diagram showing the configuration of a third embodiment of a data processor according to the invention. In the embodiment, two work RAMs 144 and 146 are provided, and the DRAM 16 side and the SIMD ALU 4 side are switched and used.

When data is stored in the work RAM 144 and the SIMD ALU 4 performs a signal process by using the data, the work RAM 144 is connected to the SIMD ALU 4 side by

20

25

5

the selectors 142 and 152. On the other hand, the work RAM 146 is connected to a DMAC 122 side by selectors 148 and 150. To the work RAM 146, the DMAC 122 transfers image data used next by the SIMD ALU 4 from the DRAM 16. After the SIMD ALU 4 finishes the signal process in the work RAM 144, a switch is made between the work RAMs 144 and 146. Specifically, the work RAM 144 is connected to the DMAC 122 side, and the work RAM 146 is connected to the SIMD ALU 4 side. With the configuration, data to be used is already transferred from the DRAM 16 to the work RAM 146, so that the SIMD ALU 4 can immediately start the arithmetic operation. Thus, the arithmetic efficiency can be increased.

#### Fourth Embodiment

FIG. 19 is a diagram showing a fourth embodiment of a data processor according to the invention.

According to the embodiment, the data processor of the invention is provided in an image signal compression LSI.

Component blocks are connected to a bus 184 of a microprocessor unit 166. The component blocks include a communication interface 168 having the function of interface with an external modem, an audio interface 170 having the function of inputting/outputting an external audio signal, a video interface block 172 having the function of inputting/outputting an external video signal, an encoding/decoding block 164 for

25

5

encoding/decoding a variable length code, a Q-DCT/IQ-IDCT block 162 for performing quantization, inverse-quantization, DCT, and inverse-DCT, a DRAM control block 174 for controlling a DRAM 176, and a motion estimation block 160. The motion estimation block 160 is the same one described in the first embodiment.

The fourth embodiment is different from the apparatus shown in FIG. 1 with respect to the point that the DRAM 176 corresponding to the DRAM interface 14 and the DRAM 16 is provided on the outside of the LSI, and an MPU 166 has a control register 185 for controlling the motion estimation block 160. By the control register 185, the CPU 180 in the motion estimation block 160 is controlled.

The operation performed at the time of compressing an image in the configuration will be described. Encoded image data received by the video interface block 172 is once stored in the DRAM 176 and is loaded to the work RAM in the motion estimation block 160 on a macro block unit basis. At this time, reference image data of a corresponding search range is simultaneously loaded to the work RAM in the motion estimation block 160. As described in the first embodiment, differential absolute values of motion vectors are accumulated. After finishing the computation of all the vectors, a vector having the smallest differential absolute arithmetic value is set as a motion vector for the macro block. A differential

10

20

value between corresponding pixels of the coded image and the reference image at this time is calculated, and the result is sent to the Q-DCT/IQ-IDCT block 164. The Q-DCT/IQ-IDCT block 164 performs a DCT process and a quantizing process on the result sent from the motion estimation block 160, and transmits the result to the encode and decode block 164. The encode and decode block 164 executes a variable length encoding process, and the image data compressing process is finished.

As described above, by applying the invention to the image signal compression LSI, the high-performance image signal compression LSI having high programmability can be constructed.

## INDUSTRIAL APPLICABILITY

As described by the foregoing embodiments, according to the invention, data can be constantly supplied to processor elements constructing an SIMD ALU and, particularly, an arithmetic efficiency in signal process of repeating an arithmetic process of a large data amount of compressing/decompressing an image signal can be raised.

10

Har hall hall all

## CLAIMS

- (Amended) A data processor comprising a 1. first arithmetic and logic unit controlled by a CPU, first storage means, a local data bus having a bus width wider than a data bus width of said CPU and connecting  $\underline{\textbf{the}}$  first arithmetic and logic unit and  $\underline{\textbf{the}}$ first storage means, and an address bus commonly connected to said CPU, the first arithmetic and logic unit, and said first storage means.
- The data processor according to claim 1, wherein said first arithmetic and logic unit is an arithmetic and logic unit of an SIDM type.
- The data processor according to claim 1, 3. wherein a plurality of said first arithmetic and logic units are arranged in parallel.
- 4. The data processor according to claim 1, wherein said first storage means has a first memory, a 20 second memory, and a DMA circuit connected to said address bus and said data bus and controlling data transfer between the first and second memories.
- 25 5. The data processor according to claim 4, wherein said first storage means has means for performing sign extension when data is transferred from said second memory to said first memory by the DMA

20

5

10

circuit.

- The data processor according to claim 4, 6. wherein said first memory has first and second work memories, and said first storage means further comprises means for alternately switching between connection of the first and second work memories to said first arithmetic and logic unit and said second memory, respectively, and connection of the first and second work memories to said second memory and said first arithmetic and logic unit, respectively.
- The data processor according to claim 1, 7. wherein said first arithmetic and logic unit is an arithmetic and logic unit of an SIMD control type for parallelly performing arithmetic process on plural data by a single instruction from said CPU.
- The data processor according to any one of 8. claims 1 to 7, wherein said first arithmetic and logic unit taking the form of an SIMD control type arithmetic and logic unit, comprising: a plurality of processor elements each having a first input terminal, a second input terminal, and a first output terminal and operated by a control signal from said CPU; a first 25 register having a bit width equal to a total of bit widths of input terminals of all of first input terminals of said plurality of processor elements; a

20

25

5

second register having a bit width equal to a total of bit widths of second input terminals of all of said plurality of processor elements and applying all the bit widths to the second input terminals of all the processor elements without an overlap; a third register having a bit width equal to or wider than a bit width of the second input terminal of each of said processor elements and capable of shifting data to the second register on a unit basis of the bit width of the second input terminal; a selector for selecting data of said first register and supplying the bit width of the first input terminal of said processor element from the most significant bit commonly to the first input terminals of all of said processor elements; a write control circuit controlled by said address bus, for writing data to said first, second, and third registers via said local bus; and a circuit for outputting data of said output terminal to said local data bus.

9. The data processor for image processing according to claim 8, wherein said processor element is an arithmetic and logic circuit for adding up a subtraction value of data of said first and second input terminals for a predetermined range and outputting resultant data, data is stored in a plurality of pixels of an image to be encoded in said first register, data of a plurality of pixels of a reference image to be referred to is stored in said

second register, and outputs of said plurality of processor elements are taken as the degree of approximation corresponding to a plurality of motion vectors.

control type, comprising: a plurality of processor elements each having a first input terminal, a second input terminal, and a first output terminal; a first register having a bit width equal to a total of bit widths of first input terminals of all of said plurality of processor elements; a second register having a bit width equal to a total of bit widths of second input terminals of all of said processor elements; and a third register having a bit width equal to a total of bit widths of second input terminals of all of said processor elements; and a third register having a bit width equal to or wider than a bit width of the second input terminal of said processor element and capable of shifting data to the second register on a unit basis of the bit width of the second input terminal.

11. The SIMD control type arithmetic and logic unit according to claim 10, wherein said first register has a connection circuit for commonly supplying a bit width of a first input terminal of said processor element from the most significant bit to all of said processor elements, and a connection circuit for supplying all of bit widths so as not to be overlapped to all of the processor elements.

- unit according to claim 10, further comprising: a selector for supplying the bit width of the first input terminal of said processor element from the most significant bit of said first register to all of said processor elements; and means for performing, every clock, an arithmetic process in said processor element, a data shifting process on the unit basis of the bit width of the first input terminal of said processor element in said first register, and a data shifting process on the unit basis of the second input terminal of said processor element in said first register, and a data shifting process on the unit basis of the bit width of the second input terminal of said processor element in said second and third registers.
- unit according to claim 11 or 12, used for image processing, wherein data of a plurality of pixels in a first image is stored in said first register, data of a plurality of pixels in a second image is stored in said second and third registers, said processor element takes the form of an arithmetic and logic circuit for accumulating a difference between data applied from said first input terminal and data applied from said second input terminal, and means for outputting the degree of approximation corresponding to a plurality of motion vectors between said first and second images from each of said plurality of processor elements is

5

provided.

- 14. (added) A data processor having a CPU, a first arithmetic unit, storage means, an address bus connecting said CPU and said storage means and a local data bus connecting the first arithmetic unit and the storage means wherein said CPU comprises a instruction decode circuit decoding a instruction, output of which controls said first arithmetic unit, and said local data bus having a bus width wider than a data bus width.
- 15. (added) A data processor according to claim14, wherein said first arithmetic and logic unit is an arithmetic and logic unit of an SIDM type.
  - 16. (added) A data processor comprising;
- a CPU, a first arithmetic and logic unit controlled by said CPU, storage means connected with said CPU by address bus, a DMA circuit connected with said address bus and said storage means, and
- a local data bus having a bus width wider than a data bus width of said CPU and connecting the arithmetic and logic unit and the storage means.
- 17.(added)A data processor according to claim16,
  wherein said first arithmetic and logic unit is an
  arithmetic and logic unit of an SIDM type.
  - 18. (added) A data processor comprising;

a first storage means stored instructions, a CPU connected with said first storage means through an address bus and a first data bus, a second storage means connected with said CPU through said address bus, and

an arithmetic and logic unit connected with said second storage means through an second data bus having bus width wider than data bus width of said first data bus.

10

5

19 (added) A data processor according to claim18, wherein said arithmetic and logic unit is an arithmetic and logic unit of an SIDM type.


15

20.(added) A data processor according to claim18 or 19, which further comprises a DMA circuit connected to said address bus, said first data bus and said second memories.


1/16

ŧ

FIG. 1



2/16



3/16

FIG. 3





FIG. 4



5/16

FIG. 5






FIG. 6



## FIG. 7









FIG. 9




	144bit
ADDRESS	9bit
C000	ra1 ra2 ra3 ra4 . ra13 ra14 ra15 ra16
C010	ra17 : ra18 : ra19 : ra20   ra29 : ra30 : ra31 : ra32
•	•
:	rb1 rb2 rb3 rb4 rb13 rb14 rb15 rb16
	rb17 : rb18 : rb19 : rb20 rb29 : rb30 : rb31 : rb32
	•
D000	ta1 ta2 ta3 ta4 ta13 ta14 ta15 ta16
D010	tb1 tb2 tb3 tb4 tb13 tb14 tb15 tb16
•	•
	to1 to2 to3 to4 to13 to14 to15 to16
	tp1 tp2 tp3 tp4 • tp13 tp14 tp15 tp16
	•





## FIG. 13






FIG. 15





FIG. 16







FIG. 18



15/16

FIG. 19





FIG. 20



ease type a plus sign (+) inside this box $ ightarrow$	+
some of the art time and ( . )	

PTO/SB/122 (11-96)
Approved for use through 6/30/99. OMB 0651-0035
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE collection of information unless it displays a valid OMB control number

der the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control numb

CHANGE OF
CORRESPONDENCE ADDRESS
Application

Address to:

Assistant Commissioner for Patents Washington, D.C. 20231

Application Number	JC17 Rec'd PCT/PTO	2)0 JUL 2001
Filing Date	July 20, 2001	
First Named Inventor	HATAE, et al	
Group Art Unit		
Examiner Name		
Attorney Docket Number	520.40265X00	<del>-</del> )

Please change the Corresponde to:  + Customer Number  OR	nce Address for the above-ident  020457  Type Customer Number here	ified application	O20457 PATENT TRADEHNAK OFFICE
Firm <i>or</i> Individual Name			
Address			
Address			
City T	Sta	ate	ZIP
Country -		T	
Telephone		Fax	
change the data associate Number Data Change" (P)  Lam the:	ed with an existing Customer FO/SB/124).	Number use	e "Request for Customer
Applicant.	•		
Assignee Certificate	of record of the entire interes under 37 CFR 3.73(b) is end	t. losed.	
X Attorney o	or agent of record.	,,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,, ,,	
Typed or Printed Name	didge	Registra	ation NO. 29,621
Signature			
Date July 20, 20	01		

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Officer, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

PTO/SB/106(8-96)

Approved for use through 9/30/98. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

### Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。	As a below named inventor, I hereby declare that:
私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。	My residence, post office address and citizenship are as stated next to my name.
下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者(下記の氏名が一つの場合)もしくは最初かつ共同発明者であると(下記の名称が複数の場合)信じています。	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
	PARALLEL PROCESSING DEVICE FOR IMAGE DATA
	WITH SIMD ALU
上記発明の明細書(下記の欄で×印がついていない場合は、 本書に添付)は、	The specification of which is attached hereto unless the following box is checked:
□月日に提出され、米国出願番号または特許協定条約 国際出願番号をとし、 (該当する場合)に訂正されました。	was filed on 20 / January / 1999     as United States Application Number or     PCT International Application Number     PCT/JP99/00181 and was amended on     (if applicable).
私は、特許請求範囲を含む上記訂正後の明細書を検討し、 内容を理解していることをここに表明します。	I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
私は、連邦規則法典第37編第1条56項に定義されると おり、特許資格の有無について重要な情報を開示する義務が あることを認めます。	I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

#### Page 1 of 4

Burden Hour Statement. This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO. Commissioner of Patents and Trademarks, Washington, DC 20231.

### Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基き下記の、 米国以外の国の少なくとも一カ国を指定している特許協力条約365 (a) 項に基ずく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出願

Œ.

42

O)

Į.

A. ...

A 100

1

(Number) (番号)	(Country) (国名)
(Number)	Japan (Country)
(番号)	(国名)

私は、第35編米国法典119条 (e) 項に基いて下記の米 国特許出願規定に記載された権利をここに主張いたします。

_	
	(Application No.)
	(出願番号)

(Filing Date) (出願日)

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条 (c) に基ずく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日ま

での期間中に入手された、連邦規則法典第37編1条56項

で定義された特許資格の有無に関する重要な情報について開

(Application No.) (Filing Date) (出願音号) (出願日)

(Application No.) (出願番号)

示義務があることを認識しています。

(Filing Date) (出願日) I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Priority Not Claimed 優先権主張なし

(Day/Month/Year Filed) (出願年月日) (Day/Month/Year Filed)

(出願年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

> (Application No.) (出願番号)

(Filing Date) (出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況:特許許可済、係属中、放棄済)

私は、私自身の知識に基ずいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基ずく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基ずき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

### Japanese Language Declaration

(日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の 手続きを米特許商標局に対して遂行する弁理士または代理人 として、下記の者を指名いたします。(弁護士、または代理 人の氏名及び登録番号を明記のこと) POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973 and Carl I. Brundidge, Reg. No. 29,621

書類送付先

Send Correspondence to:

Antonelli, Terry, Stout & Kraus, LLP

Suite 1800

1300 North Seventeenth Street

Arlington, Virginia 22209

直接電話連絡先: (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

Telephone: (703) 312-6600 Fax: (703) 312-6666

唯一または第一発明者名		100	Full name of sole or first inventor Hiroshi HATAE
発明者の署名	日付		Inventor's signature Date 4/20/200/
住所			Residence
			Toda, Japan J P X
国籍			Citizenship
			Japan
私書箱			Post Office Address
			c/o Hitachi, Ltd., Intellectual Property Group
			New Marunouchi Bldg. 5-1, Marunouchi 1-chome,
İ			Chiyoda-ku, Tokyo 100-8220, Japan

(第二以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for second and subsequent joint inventors.)

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

第二共同発明者名	ć	2-00	Full name of second joint inventor, if any Hiromi WATANABE
第二共同発明者の署名	日付		Second inventor's signature Date  Without Waterable 4/20/2001
住所			Residence Mitaka, Japan
国籍			Citizenship Japan
私書箱			Post Office Address c/o Hitachi, Ltd., Intellectual Property Group New Marunouchi Bldg. 5-1, Marunouchi 1-chome, Chiyoda-ku, Tokyo 100-8220, Japan
第三共同発明者名			Full name of third joint inventor, if any
第三共同発明者の署名	日付		Third inventor's signature Date
住所			Residence
国籍			Citizenship
私書箱			Post Office Address
第四共同発明者名			Full name of fourth joint inventor, if any
第四共同発明者の署名	日付		Fourth inventor's signature Date
住所			Residence
国籍			Citizenship
私書箱			Post Office Address
第五共同発明者名		·-	Full name of fifth joint inventor, if any
第五共同発明者の署名	日付		Fifth inventor's signature Date
住所			Residence
国籍			Citizenship
私書箱		•	Post Office Address